Abstract: Fully in-situ formation of Hf-based metal-oxide-nitride-oxidesilicon (MONOS) structures utilizing electron-cyclotron-resonance (ECR) plasma sputtering was investigated for the first time. It was found that the MONOS structures with in-situ formed HfN 0.5 gate electrode showed faster programing, high injection efficiency and larger flat-band voltage (V FB ) shift of 2.5 V compared to the MONOS structure with ex-situ formed Al gate electrode under programing voltage of 10 V. The retention characteristics of MONOS structure with in-situ formed HfN 0.5 gate electrode were also superior to the MONOS structure with ex-situ formed Al gate electrode. The degradation of retention for V FB shift after 60 min of programing was 40% for the MONOS structure with ex-situ formed Al gate electrode, while it was 16% for the MONOS structure with in-situ formed HfN gate electrode.
Introduction
Non-volatile memories have become a key technology to realize the advanced electronic devices especially for the portable electronics applications [1, 2, 3] . Further scaling and integration of non-volatile memories would be required such as 4 tera bits for multi-level cell (MLC) and 8 tera bits for triple-level cell (TLC) with 22 nm technology node in 2028 [4] . However, the conventional floating-gate structure has several issues in scaling such as coupling ratio and disturbing between the cells. Therefore, the charge-trapping structures such as metal/oxide/nitride/ oxide/silicon (MONOS) or silicon/oxide/nitride/oxide/silicon (SONOS) structures have attracted much attention for replacing the floating-gate structure [5, 6] . Even for the charge-trapping structures, various materials for high-k dielectrics, such as Al 2 O 3 or HfO 2 , are necessary to be introduced for the scaling with lowvoltage operation [7, 8, 9] . Generally, in case of the charge-trapping structure with high-k dielectric layers, each layer is necessary to be grown by different method. For instance, SiO 2 tunneling oxide layer is grown by thermal oxidation, HfO 2 charge trapping layer is deposited by atomic layer deposition (ALD), and SiO 2 control oxide layer is deposited by low-pressure chemical vapor deposition (LP-CVD) [9] . This process would cause the degradation of interface properties because of the contamination at each interface of the MONOS structures during the transfer of the wafers.
We have reported various Hf-based high-k gate insulators and also in-situ formation of HfN x (x < 1:0) gate electrode on the Hf-based high-k gate insulator [10, 11, 12, 13, 14] . It was found that the in-situ formation of HfN x (x < 1:0) gate electrode improved the electrical characteristics of Hf-based high-k gate insulator [13] . HfN x is well known that it also shows dielectric properties when the nitrogen concentration is higher than hafnium concentration (x > 1:0) [14] . In this paper, we investigated the in-situ formation of Hf-based MONOS structure, such as HfN x (x < 1:0)/HfO 2 /HfN x (x > 1:0)/HfO 2 /Si(100), utilizing electron-cyclotronresonance (ECR) plasma sputtering in a chamber by changing the process gasses for the first time. We mainly focused on the effect of in-situ formation of HfN x (x < 1:0) gate electrode with comparing the ex-situ formed Al gate electrode. Fig. 1 shows schematic cross-sections and a cross-sectional scanning electron microscopy (SEM) image of Hf-based MONOS structures fabricated by ECR plasma sputtering (JSW AFTY: AFTEX-3400). After the cleaning of p-Si(100) substrates by SPM (sulfuric acid and hydrogen per oxide mixture) and DHF (diluted HF), 2 nm-thick HfO 2 tunneling layer was deposited at room temperature by ECR plasma sputtering utilizing Ar/O 2 plasma with the flow rate of 23/ 4.6 sccm. The µ-wave/RF power was 500/500 W. Then, 3 nm-thick HfN 1.2 charge trapping layer was in-situ deposited utilizing Ar/N 2 plasma with the flow rate of 6/6 sccm. The µ-wave/RF power was 500/400 W. Next, 10 nm-thick HfO 2 control layer was in-situ deposited in a same manner with tunneling layer deposition. Then, 10 nm-thick HfN 0.5 gate electrode was in-situ deposited utilizing Ar/N 2 plasma with the flow rate of 10/0.2 sccm. The µ-wave/RF power was 500/400 W.
Next, post deposition annealing (PDA) was carried out at 600°C/1 min in N 2 ambient by Si wafer covering (SWC) process utilizing rapid thermal annealing system (RTA) [15] . Finally, Al contact layer was ex-situ deposited by evaporation, and gate electrode patterning was carried out for Al/HfN 0.5 to fabricate MONOS diode structures as shown in Fig. 1(a) [16] . For the comparison, Al gate electrode was directly deposited by ex-situ process on the HfO 2 /HfN 1.2 /HfO 2 (ONO) structures as shown in Fig. 1(b) . Flat surface and interface of the fabricated ONO structures were confirmed by the cross-sectional SEM image as shown in Fig. 1(c) .
The fabricated MONOS diodes were characterized by the C-V measurements (Agilent 4284A) to evaluate the programming and erasing (P/E) characteristics. The retention characteristics of flat-band voltage (V FB ) were also evaluated to confirm the effect of in-situ formation of MONOS structures. Fig. 2 shows the programing duration dependence of the C-V characteristics measured at room temperature. The measurement frequency was 1 MHz. The programing voltage (V PGM ) was 10 V, and programing time (t PGM ) was changed from 400 ms to 1000 ms. The erasing process was also evaluated by the erasing voltage (V ERS ) of −10 V, and the erasing time (t ERS ) of less than 10 ms was realized without any degradation in C-V characteristics (not shown). Therefore, we focused on the programing process in this paper. As shown in Fig. 2 , the initial C-V characteristics, i.e. before programing, show negligible hysteresis and frequency dispersion (not shown) under the gate bias voltage range of −3 V to 2 V for both MONOS structures with ex-situ formed Al gate electrode ( Fig. 2(a) ) and in-situ formed HfN 0.5 gate electrode (Fig. 2(b) ). This result suggested that excellent interface properties were realized by in-situ formation of ONO structures.
Results and discussion
However, programing characteristics showed remarkable difference. When the t PGM was 400 ms, V FB was not shifted in case of the MONOS structure with ex-situ formed Al gate electrode, while positive V FB shift of 0.6 V was observed in case of the MONOS structure with in-situ formed HfN 0.5 gate electrode. In case of the MONOS structure with ex-situ formed Al gate electrode, V FB shift of 0.8 V was observed when the t PGM was 600 ms. However, it seemed to be saturated at approximately 2.0 V even when the t PGM was increased from 800 ms to 1000 ms as shown in Fig. 2(a) . On the other hand, in case of the MONOS structure with insitu formed HfN 0.5 gate electrode, faster programing was realized. The V FB shift was gradually increased with increasing the t PGM from 400 ms, and largest V FB shift of 2.5 V was obtained when the t PGM was 1000 ms although the charge injection type hysteresis was appeared. This result was attributed to the excellent interface properties at gate electrode and HfO 2 control oxide layer, which led to high injection efficiency. Fig. 3 shows the retention characteristics after programing of V PGM =t PGM ¼ 10 V=1000 ms measured at room temperature. In case of the MONOS structure with ex-situ formed Al gate electrode, V FB shift of 2.0 V after the programing became 1.2 V after 60 min, which corresponded to the 40% degradation as shown in Fig. 3(a) . On the other hand, in case of the MONOS structure with in-situ formed HfN 0.5 gate electrode, initial V FB shift of 2.5 V decreased to 2.1 V after 60 min, which corresponded to the 16% degradation as shown in Fig. 3(b) . The obtained results for retention characteristics were also remarkably improved by the in-situ formation of HfN 0.5 gate electrode. In this letter, we have demonstrated the effect of in-situ formation of HfN 0.5 gate electrode on the electrical characteristics of Hf-based MONOS structures compared with ex-situ formation of Al gate electrode. Although the actual effect of in-situ process for gate electrode formation should be investigated by the comparison of in-situ and ex-situ formation of HfN 0.5 gate electrode, it is considered that fully in-situ formation of Hf-based MONOS structures from tunneling oxide layer to gate electrode is a promising process which would realize high performance non-volatile MONOS memory devices. Because the MONOS diode characteristics were evaluated in this work, the obtained programing speed was not fast enough for the non-volatile memory applications. However, it would be improved by using the hot carrier injection scheme in the scaled MONOS transistors.
Conclusions
Fully in-situ formation of Hf-based MONOS structures utilizing ECR plasma sputtering was investigated for the first time. Programing duration dependence and retention characteristics were evaluated for the Hf-based MONOS diode structures. It was found that the MONOS structures with in-situ formed HfN 0.5 gate electrode showed faster programing, high injection efficiency and better retention characteristics compared to the MONOS structures with ex-situ formed Al gate electrode. As a conclusion, fully in-situ formation of Hf-based MONOS structures not only the ONO structures but also the gate electrode is a promising process for realizing high performance non-volatile MONOS memory devices.
